

A Monolithic Preamplifier-Shaper for Measurement of Energy Loss and Transition Radiation*

A. Kandasamy, E. O'Brien, P. O'Connor, and W. Von Achen¹
Brookhaven National Laboratory, Upton, NY 11973

Abstract

A custom monolithic circuit has been developed for the Time Expansion Chamber (TEC) of the PHENIX detector at the Relativistic Heavy Ion Collider (RHIC). This detector identifies particles by sampling their ionization energy loss (dE/dx) over a 3 cm drift space and by detecting associated transition radiation (TR) photons. To be simultaneously sensitive to dE/dx and TR events requires a dual-gain system.

We have developed a compact solution featuring an octal preamplifier/shaper (P/S) IC with a split gain stage. The circuit, fabricated in $1.2\ \mu\text{m}$ CMOS, incorporates a trans-impedance preamplifier and a 70 ns unipolar CR-RC⁴ shaper with ion tail compensation and active DC offset cancellation. Digitally selectable gain, peaking time, and tail cancellation as well as channel-by-channel charge injection and disable can be configured in the system via a 3-wire interface. The $3.5 \times 5\ \text{mm}^2$ die is packaged in a fine-pitch 64-pin PQFP. Equivalent input noise is less than 1500 rms electrons at a power dissipation of 30 mW per channel. On a sample of 2400 chips, the DC offset was $2.3 \pm 3\ \text{mV}$ rms without trimming.

A chamber-mounted board houses four P/S chips, on-board calibration circuit, and 64 analog differential line drivers which convey the shaped pulses 7 m to crate-mounted flash ADCs. An RS-422 link provides digital configuration downloading and read back, and supplies the calibration strobe. The $9.7'' \times 3.75''$ board dissipates 8.5 Watts.

I. INTRODUCTION

Time Expansion Chamber

The TEC of PHENIX (Figure 1), provides charged particle track information between the Ring Imaging Cherenkov detector and the Electromagnetic Calorimeter subsystems and contributes to the electron-pion discrimination of the entire PHENIX detector by performing fine sampling dE/dx measurements [1].

As the charged particle passes through the chamber (Figure 2), the electron clusters formed by the ionization of the gas drift toward the anode wires where charge amplification occurs. The signal from each anode wire is read out through a preamplifier-shaping amplifier and then




Figure 1. PHENIX detector.

digitized to determine the time profile and the pulse height of the signal.

The TEC in its final configuration will consist of six planes of tracking, energy loss measurement and TR with Xe based gas mixture. The proposed channel count for the TEC is 43,250 electronic channels.




Figure 2. Time Expansion Chamber.

* Research sponsored by the U.S. Department of Energy and performed at Brookhaven National Laboratory under Contract Number: DE-AC02-98CH10886

¹ Rensselaer Polytechnic Institute, Troy, NY

II. SYSTEM REQUIREMENTS

Minimum ionizing particles deposit about 0.16 keV/mm in the gas. Taking into account the drift velocity, gas gain, and effective integration time of the shaper (70 ns), this corresponds to 8 fC of charge into the preamplifier per 70 ns "time slice". For this input signal, adequate electron-pion separation can be achieved with an equivalent input noise charge (ENC) of 1500 rms electrons.

At the same time, the P/S must not saturate when a TR photon deposits up to 10 keV (300 fC) in a single "time slice". To accommodate this large dynamic range, we developed a dual gain system. The signal is split after the shaping amplifier and two outputs are provided, with nominal gain of 25 and 5 mV/fC for the dE/dx and TR measurement, respectively.

After amplification, the pulses are sent to a nonlinear flash ADC which digitizes both the dE/dx and TR signals at 40 Msamples/s and encodes the result into a 5-bit value [2]. Thus we measure about 80 samples of the deposited charge along the drift space of the TEC. This allows good statistical analysis of the energy loss for particle identification, provides tracking information, and identifies transition radiation if present.

The P/S ASIC is realized in a 1.2 micron n-well CMOS, double-metal process.

III. ARCHITECTURE

The block diagram of a single preamplifier/shaping amplifier is shown in Figure 3. It consists of a 75 kΩ transimpedance stage followed by four active stages for shaping and gain. Each stage has digitally controlled capacitor and resistor arrays to adjust time constants and gain ratios. Since the entire preamplifier is DC coupled, offsets are controlled using two active feedback loops with long time constants. This is equivalent to AC coupling the stages. Each channel has an on-chip charge injection capacitor that can be switched into the input of the preamplifier for calibration. Each channel also has the capability to be powered down in case of excessive noise in the channel or broken anode wire, to which it is connected.

1. Preamplifier

The TEC current sensitive preamplifier [3] shown in Figure 4, is a folded cascode topology, with an NMOS input device (W/L=4200/1.2), drain current of 600 μA and $g_m=12$ mS. The feedback capacitor is realized as an N+ active - poly-silicon, linear capacitor of 1.15 fF/μm².

The preamplifier also provides the first stage of shaping, by selecting $R_f C_f < T_m$, (T_m being the shaping time of the preamp) the system's impulse response has approximately equal rise and fall time, thus eliminating the need of an additional preamp tail cancellation stage. This resistor R_f is realized using polysilicon ($R \approx 27\Omega/\text{square}$). The front-end designed for the TEC has to provide a linear response for dE/dx up to 100fC in a 70ns time slice.




Figure 3. TEC P/S block diagram.




Figure 4. Current sensitive preamplifier.

The gain of the current-sensitive preamplifier in terms of input charge is given as follows.

$$V_o \cong I_{in} \cdot \left(\frac{T_d}{T_m} \right) \cdot R_f$$

$$V_o \cong Q_{in} \cdot \frac{R_f}{T_m}$$

$$Gain \cong \frac{V_o}{Q_{in}} \cong \frac{R_f}{T_m}$$

Where,

V_o = output of the preamplifier

I_{in} = detector current.

R_f = feed-back resistor

T_m = Shaping time.

T_d = Total current collection time.

2. Shaping amplifier

Two bridged-T type active stages provide the required 70 ns semi-Gaussian CR-RC⁴ shaping. The feedback capacitors of the bridged-T are an array of capacitors that can be switched in and out of the network by CMOS switches. Two digital lines provide four steps of shaping to compensate for about $\pm 20\%$ process variation.

The operational amplifier used in the active stages of the shaping and gain stage is a two stage CMOS Miller OTA type [4,5]. The unity gain frequency of the opamp is 70 MHz and the open loop gain is 60 dB. The power dissipation of the opamp is 6.25 mW.

As the entire P/S chain is DC coupled, the offset is compensated by a DC re-balancing circuit in feedback in the active filter stages, see Figure 5. The input resistance of the integrator is a “floating active resistor” realized using a long channel pmos device, biased in the weak inversion region. This provides the required time constant of several hundred microseconds.




Figure 5. AC coupling by an integrator in feedback.

3. Ion-tail cancellation

The long positive ion-tail current from proportional chambers [6] causes the signal to take a longer time to return to baseline. A variable tail-cancellation [6,7] stage has been realized in the shaping amplifier chain allowing the electronics to be used in a variety of gas mixtures with different ion mobility. A single digitally controlled time constant is used in the chip.

4. Output gain stage

After the final shaping stage the signal is split. A non-inverting active gain stage based on the shaper opamp

provides a fixed gain of 5 for the dE/dx output. The output of the shaper provides the low-gain output.

The bandwidth of the gain stage is high enough to preserve the 70 ns rising edge of the shaped pulse.

Gain control of the shaping amp is provided by a programmable resistor array in the second stage of the shaper. There are eight gain steps ranging from 5 to 30 mV/fC for the dE/dx output. Some change to the pulse shape is seen at different gains.

5. Calibration and Channel enable

Each P/S channel has an on-chip charge injection capacitor ($C_c = 0.5$ pF) at its preamp input. These capacitors can be switched in and out of the circuit on a channel-by-channel basis.

The TEC P/S channels have provisions to be disabled individually. This feature has been implemented to eliminate the channels that are noisy, or have a broken anode wire. The power dissipation of each preamp-shaper channel is 11 mW when it is disabled and 30 mW when it is enabled.

6. Serial link

The TEC P/S chip has a 24-bit shift register that is used for storing the configuration variables of the chip. As described previously, the preamp shaper channels have 8 steps of gain tuning, 8 steps of tail cancellation settings, 4 steps of shaping time settings, calibration mask and channel enable mask. The control lines for these settings form the configuration variable of the chip. Channel calibration and channel enable masks are individually controlled for every channel, whereas the gain, shaping and tail cancellation settings are global for the entire chip.

The shift register is of the type, serial-in serial-out with parallel load capability. The serial-out line can be used to daisy chain more preamp-shaper chips together. This serial link requires a 3-wire interface to the external world for downloading the configuration data. The effective gain varies from 5 mV/fC to 50 mV/fC and the shaping time from 60 ns to 110 ns.

7. Bias generators, power distribution and input protection

The architecture of the octal TEC P/S CMOS monolithic circuit is shown in Figure 6. The die consists of 8 P/S channels, five bias voltage generator circuits for the current mirrors in the preamplifier, opamp and integrator. The input-output pads contain electro-static discharge (ESD) protection circuits, and the digital lines have buffered I/O pads.

The floor plan of the chip subdivides the channels into two banks of four channels each. The power for the chip is divided into four groups. Each bank of channels has its preamplifier power separate from its shaper counterpart.

The TEC CMOS monolithic integrated circuit has been produced in Hewlett-Packard's 1.2 μm N-Well CMOS34/AMOSI technology with linear capacitor. The layout of the production chip is shown in Figure 7. The size of the die is 3.39 mm x 4.49 mm.




Figure 6. Octal TEC P/S block diagram.

The die is packaged in a fine pitch (19 mil), METRIC 10x10 mm 64 pin quad flat plastic package. The 20 wafer production run yielded 14,000 packaged chips.




Figure 7. Octal TEC P/S chip.

IV. TESTING AND PERFORMANCE

A large sample of the packaged chips were tested using an automated test fixture. We have studied the performance of the chip with both prototype and production chambers.




Figure 8. Impulse response of the P/S.

The impulse response of a P/S channel is shown in Figure 8, obtained by applying a step input corresponding to 80 fC of charge to the internal charge injection capacitors.

The chip was assembled into a pre-production prototype PCB and was tested with the chamber. The response of the P/S to ^{55}Fe X-ray photons of 5.9 keV is shown Figure 9. Both 5.9 keV and the argon escape peaks are visible.



Figure 9. Response to ^{55}Fe X-ray photons.

1. Automated test fixture

The test fixture consists of a set of multiplexers for selecting the channel under test and also other items, such as bias lines and power supply voltages. Also included are: A serial digital-to-analog (DAC) converter for setting the window comparator limits; a dual comparator for measuring the pulse height; a serial ADC for measuring DC voltages and a programmable delay line for determining the output pulse

width, as well as other auxiliary devices like voltage reference, oscillator etc.

The hardware is interfaced to an IBM PC's parallel port and the control and data acquisition software is written using Power BASIC. The output pulse height is determined by coarsely hunting for the peak using the window comparator and then by means of a fine step search. The delay line along with a D-flip flop and the comparator is used for determining the output pulse width at a specified fraction of the pulse height. The entire setup requires two printed circuit boards (PCB). The test fixture also measures the supply current drawn by the device under test (DUT). The first PCB houses the clamshell socket for the DUT, and the second PCB contains the hardware that interfaces to the PC. We record peak height, pulse width, offset and noise of the 16 outputs, along with the DC bias voltages and power supply currents for the chip. Running time is about 25 seconds per chip limited by the throughput of the PC parallel port.

A total of 2452 chips sufficient enough for the first PCB production run were tested using this test fixture and the results are summarized in Table 1. $T_{shaping}$ is defined as 1% to 99% rise/fall time of the pulse.

Signal	Parameter	Mean	Std. Dev.
dE/dx	Gain(mV/fC)	26.1	5.0%
	Tshaping (ns)	95.4	2.8%
	Offset (mV)	-2.3	2.6
TR	Gain(mV/fC)	5.4	5.3%
	Tshaping (ns)	97.4	3.4%
	Offset (mV)	-3.0	1.6
Power	Pdiss (mW)/Ch	29.9	3.2%

Table 1. Results of 19200 channels tested.

The transfer characteristics of the dE/dx signal is shown in Figure 10. The measured integral non-linearity (INL) for dE/dx is less than 1% and for the TR is less than 3%.




Figure 10. Charge transfer characteristics (dE/dx).

A total of 52 chips failed, for a yield of 98%. The main failure modes are summarized in Figure 11.




Figure 11. Failure modes.

2. ESD susceptibility testing

The P/S chip have input protected i/o pads on all of its terminals, which has two field oxide devices and two field plated diodes. The digital lines have a 200-ohm resistor in series with their inputs.

The P/S chip was tested for its susceptibility to electro static discharge. The test was performed by exciting the inputs of the preamplifier with 100 μ Joules of energy at a rate of 1 Hz. The test fixture consists of a storage capacitor (47 pF) connected to high voltage of 1.5 kV through a 1 M Ω resistor. A high voltage relay was used to discharge the stored energy. The DUT was de-coupled from the storage capacitor by a 470 pF capacitor. This simulates the scenario that arises by a broken wire in the chamber. The internal protection devices were sufficient to guard the inputs for about ten such events. The channels were tested with additional external protection diode/resistor network. With external protection network the chip sustained over 1000 discharges with no failures.

V. PREAMP/SHAPER BOARD

The block diagram of the P/S board is shown Figure 12. The principal components of this board are summarized as follows:

- Four Octal P/S chips.
- Differential line drivers for the 64 output signals (32 Channels x 2 gains)
- Common Calibration DAC and control logic.
- RS-422 Serial interface.
- Linear power regulation, filtering and fuses.
- External ESD protection for preamp inputs.

The PCB contains local low-drop-out regulators for onboard power regulation along with supply filtering circuits. The electronics in the PCB are protected from over current by means of poly-resettable fuses and by reverse biased power diodes for input voltage reversal protection. An onboard 12-bit DAC is used for providing precision voltage levels for calibrating the thirty-two P/S channels. The four octal P/S

chips are daisy chained using their serial lines, such that configuration data for the chips can be downloaded in a single data stream. The data stream consists of 108 bits, 96 for the P/S chips and 12 for the calibration DAC. The serial data is received over the twisted pair cable from the front-end-module as differential RS-422 level signals. The PCB has provisions for the downloaded data stream to be read back for verification purposes. The read back data also follow RS-422 signaling.

Prototype version of the PCB was tested in the test beam of the AGS facility at BNL [8,9]. The cross talk measurement performed indicates the P/S channel in the PCB has less than 2% cross talk to its neighbors.




Figure 12. Thirty-two channel preamp/shaper PCB.

VI. CONCLUSION

A monolithic CMOS octal P/S chip for measurement of energy loss and transition radiation has been developed. Five hundred, thirty-two channel front end printed circuit boards using the octal P/S chip have been fabricated and are scheduled for assembly and installation into the PHENIX Time Expansion Chamber in 1999. The parameters of both the octal P/S chip and the thirty-two channel P/S printed circuit board is summarized in Table 2. Production testing of 14,000 P/S chips and 1300 PCB's are scheduled to be completed by the end of 1998.

Preamplifier/Shaper ASIC	
Inputs	8
	Individual ground returns/channel
Input protection	Internal ESD protection pads
Outputs	8 dE/dx (x5 Gain)
	8 TR (x1 Gain)
Gain	5mV/fC to 50mV/fC (dE/dx) variable
Shaping	60ns to 110ns variable
Ion tail cancellation	Variable
Noise @ 18pF,95ns	1419 electrons rms (dE/dx)
	1526 electrons rms (TR)
Linearity (INL)	< 1% (dE/dx) and < 3% (TR)
	upto 100fC input charge.
Offset	Internal DC re-balancing with external offset trimming capability
Power	+2.5V and -2.5V
Power dissipation	30 mW/channel
Die size	3.39mm x 4.49mm
Process	1.2u N-well CMOS34/AMOSI/Linear-capacitor
Foundry	Hewlett Packard
Package	ASAT-Wales/64pin PQFP (10mm x 10mm)
Preamplifier/Shaper PCB	
Inputs	32
Outputs	32 dE/dx
	32 TR
Output type	Fully differential
Protection circuits	External diodes on preamp inputs
	Poly-resettable fuses on power-supplies
	Input reverse voltage protection
Power	+6V and -6V
Power dissipation	262 mW/channel
Board size	9.75" x 3.75"

Table 2. Summary of P/S chip and PCB.

VII. ACKNOWLEDGMENTS

The authors gratefully acknowledge the many fruitful technical discussions with R. L. Chase and V. Radeka. Also R. Machnowski, J. Triolo and K. Wolniewicz for their technical expertise in printed circuit board layout and assembly and W. Chang, A. Franz, D. Kotchetkov, M. Munirzaman, R. Pisani, M. Rosati, R. Seto and H. Wang for their immense help in testing the prototypes and pre-production electronics.

VIII. REFERENCES

- [1] W. L. Kehoe, et. Al, PHENIX CDR, BNL, NY 1993.
- [2] J. A. Harder, "PHENIX TEC - Flash ADC", Instrumentation Division internal report, BNL 1998.
- [3] E. Gatti and P.F Manfredi, "Il Nuovo Cimento", 1986, Vol3, p.106-122.
- [4] J. E Solomon, "The monolithic Op Amp: A tutorial study", IEEE J. of Solid State Circuits, Vol. SC-9, p.314-332. Dec 1974.
- [5] Gray, P.R, "MOS operational amplifier design - A tutorial overview", IEEE J. of Solid State Circuits, Vol. SC-17, No: 6, Dec 1982.
- [6] R. A. Boie, et. Al, "Signal Shaping and tail cancellation for gas proportional detectors at high counting rates", NIM 192 (1982), p.365-374.
- [7] V. Radeka, "Low-Noise Techniques in Detectors", Ann. Rev. Nucl. Part. Sci. 1988, 38, p. 217-277.
- [8] M. Rosati, PHENIX Note-259, BNL 1996.
- [9] PHENIX Status Book, April 1997, p.2-9.